

IN THE CLAIMS:

Please amend claims 1, 7 and 13 as follows:

Claim 1 (Currently Amended): A method of driving a liquid crystal display including a plurality of data lines, a data driver for driving the data lines, and a plurality of demultiplexors arranged between the data lines and the data driver to apply a data supplied from the data driver to a desired number of data lines, said method comprising the steps of:

supplying said data to the desired number of data lines on a basis of a first sequence in a first horizontal period; and

supplying said data to the desired number of data lines on a basis of a second sequence in a second horizontal period following the first horizontal period, wherein the second sequence differs from the first sequence.

AM
Claim 2 (Original): The method as claimed in claim 1, wherein said data is sequentially supplied to the desired number of data lines in the first horizontal period.

Claim 3 (Original): The method as claimed in claim 1, wherein said data is reverse-sequentially supplied to the desired number of data lines in the second horizontal period.

Claim 4 (Original): The method as claimed in claim 1, wherein a scanning signal is applied to any one of a plurality of gate lines arranged in a direction crossing the data lines in said horizontal period.

Claim 5 (Original): The method as claimed in claim 1, wherein each of the demultiplexors includes a desired number of switching devices, which are sequentially supplied with a control signal in said first horizontal period.

Claim 6 (Original): The method as claimed in claim 1, wherein each of the demultiplexors includes a desired number of switching devices, which are reverse-sequentially supplied with a control signal in said second horizontal period.

Claim 7 (Currently Amended): A method of driving a liquid crystal display including a plurality of demultiplexors that are driven every frame and arranged between a plurality of data lines and a data driver to apply a data supplied from the data driver to a desired number of data lines, said method comprising the steps of:

supplying said data to the desired number of data lines on a basis of a first sequence in the $(4i+1)$ th and $(4i+4)$ th frames (wherein i is an integer); and

supplying said data to the desired number of data lines on a basis of a second sequence in the $(4i+2)$ th and $(4i+3)$ th frames, wherein the second sequence differs from the first sequence.

Claim 8 (Original): The method as claimed in claim 7, wherein said data is sequentially supplied to the desired number of data lines in the $(4i+1)$ th and $(4i+4)$ th frames.

Claim 9 (Original): The method as claimed in claim 7, wherein said data is reverse-sequentially supplied to the desired number of data lines in the $(4i+2)$ th and $(4i+3)$ th frames.

Claim 10 (Original): The method as claimed in claim 7, wherein said data is reverse-sequentially supplied to the desired number of data lines in the $(4i+1)$ th and $(4i+4)$ th frames.

Claim 11 (Original): The method as claimed in claim 7, wherein said data is sequentially supplied to the desired number of data lines in the $(4i+2)$ th and $(4i+3)$ th frames.

Claim 12 (Original): The method as claimed in claim 7, wherein each of the demultiplexors includes a desired number of switching devices, which are sequentially supplied with a control signal in the $(4i+1)$ th and $(4i+4)$ th frames.

AM
Claim 13 (Currently Amended): The method as claimed in claim 47, wherein each of the demultiplexors includes a desired number of switching devices, which are reverse-sequentially supplied with a control signal in the $(4i+2)$ th and $(4i+3)$ th frames.

Claim 14 (Original): The method as claimed in claim 7, wherein each of the demultiplexors includes a desired number of switching devices, which are reverse-sequentially supplied with a control signal in the $(4i+1)$ th and $(4i+4)$ th frames.

Claim 15 (Original): The method as claimed in claim 7, wherein each of the demultiplexors includes a desired number of switching devices, which are sequentially supplied with a control signal in the $(4i+2)$ th and $(4i+3)$ th frames.

Claim 16 (Original): A liquid crystal display device including a plurality of demultiplexors arranged between a plurality of data lines and a data driver to apply a data supplied from the data driver to a desired number of data lines, said device comprising:
switching devices a desired number of which are included in each demultiplexor and each of which is connected to one data line; and
control means for controlling the switching devices such that said data is sequentially distributed to the desired number of data lines in a first horizontal period and said data is reverse-sequentially distributed to the desired number of data lines in a second horizontal period following the first horizontal period.

AM
Claim 17 (Original): A liquid crystal display device including a plurality of demultiplexors that are driven every frame and arranged between a plurality of data lines and a data driver to apply a data supplied from the data driver to a desired number of data lines, said device comprising:

switching devices a desired number of which are included in each demultiplexor and each of which is connected to one data line; and
control means for controlling the switching devices such that said data is sequentially distributed to the desired number of data lines on a basis of first sequence in the $(4i+1)$ th and $(4i+4)$ th frames (wherein i is an integer) and said data is reverse-sequentially distributed to the desired number of data lines on a basis of second sequence in the $(4i+2)$ th and $(4i+3)$ th frames.

Claim 18 (Original): The device as claimed in claim 17, wherein the control means controls the switching device such that said data is sequentially distributed to the desired number of data lines in the $(4i+1)$ th and $(4i+4)$ th frames and such that said data is reverse-sequentially distributed to the desired number of data lines in the $(4i+2)$ th and $(4i+3)$ th frames.

A4

Claim 19 (Original): The device as claimed in claim 17, wherein the control means controls the switching device such that said data is reverse-sequentially distributed to the desired number of data lines in the $(4i+1)$ th and $(4i+4)$ th frames and such that said data is sequentially distributed to the desired number of data lines in the $(4i+2)$ th and $(4i+3)$ th frames.
